Contents

Preface
   Ian R. East, Mark Green, David Duce, Jeremy Martin and Peter Welch vii

Programme Committee viii

Papers

Finitary Refinement Checks for Infinitary Specifications
   A. W. Roscoe 1

An Automatic Translation of CSP to Handel-C
   J. D. Phillips and G. S. Stiles 19

On Linear Time and Congruence in Channel-Passing Calculi
   F. Peschanski 39

Prioritised Service Architecture
   I. R. East 55

Debugging and Verification of Parallel Systems - the picoChip Way!
   D. Towner, G. Panesar, A. Duller, A. Gray and W. Robbins 71

Active Serial Port: A Component for JCSP.net Embedded Systems
   S. Clayton and J. Kerridge 85

The Transterpreter: A Transputer Interpreter
   C. L. Jacobsen and M. C. Jadud 99

Adding Mobility to Networked Channel-Types
   M. Schweigler 107

A Comparison of Three MPI Implementations
   B. Vinter 127

An Evaluation of Inter-Switch Connections
   B. Vinter and H. H. Happe 137

Observing Processes
   A. E. Lawrence 147
Triples
  *A. E. Lawrence*

**C++CSP Networked**
  *N. Brown*

Communicating Mobile Processes
  *F. R. M. Barnes and P. H. Welch*

Dynamic BSP: Towards a Flexible Approach to Parallel Computing over the Grid
  *J. M. R. Martin and A. V. Tiskin*

CSP: The Best Concurrent-System Description Language in the World – Probably!
  *M. Goldsmith*

**gCSP: A Graphical Tool for Designing CSP Systems**
  *D. S. Jovanovic, G. K. Liet and J. F. Broenink*

Towards a Semantics for Prioritized Alternation
  *I. R. East*

A Calculated Implementation of a Control System
  *A. A. McEwan*

Refining Industrial Scale Systems in **Circus**
  *M. Oliveira, A. Cavalcanti and J. Woodcock*

**K-CSP: Component Based Development of Kernel Extensions**
  *B. Sputh and A. R. Allen*

Chaining Communications Algorithms with Process Networks
  *O. Faust, B. Sputh, D. Endler and A. R. Allen*

Using CSP to Verify Aspects of an **occam**-to-FPGA Compiler
  *R. M. A. Peel and H. F. J. Wong*

Focussing on Traces to Link VCR and CSP
  *M. L. Smith*

Design of a Transputer Core and its Implementation in an FPGA
  *M. Tanaka, N. Fukuchi, Y. Ooki, and C. Fukunaga*

Derivation of Scalable Message-Passing Algorithms Using Parallel Combinatorial List Generator Functions
  *A. E. Abdallah and J. Hawkins*

Reconfigurable Hardware Synthesis of the IDEA Cryptographic Algorithm
  *A. E. Abdallah and I. W. Damaj*