Communicating Process Architectures 2016
K. Chalmers, J.B. Pedersen et al. (Eds.)
Open Channel Publishing Ltd., 2016
© 2016 The authors and Open Channel Publishing Ltd. All rights reserved.

T42 – Transputer Design in FPGA (Year Two Design Status Report)

Fringe Presentation

Uwe MIELKE 1, Martin ZABEL 2 and Michael BRUESTLE 3

¹Dresden, Germany ²Institut of Computer Engineering, Technische Universitt Dresden, Germany ³Vienna, Austria

Abstract. This fringe session will present the design progress of our IMS-T425 compatible Transputer design in FPGA. The 32-bit CPU + Memory interface (2x8kB) are in stable working condition. 117 instructions (from 123+7) are almost implemented in 460 lines of uCode: for example, TASM loops including interruptible MOVE(s) can be simulated some 100 clock cycles. Timer(s) are running. The System control unit allows error mode, MOV-bit and events. Some still open questions around scheduler micro-code and link interaction will be discussed.

Keywords. T42, transputer, FPGA, scheduler, micro-code, links

¹Corresponding Author: *Uwe Mielke, Electronics Engineer, Dresden, Germany.* E-mail: uwe.mielke@t-online.de.