

# T42 – Transputer Design in FPGA (Year Two Design Status Report)

## *Fringe Presentation*

Uwe MIELKE<sup>1</sup>, Martin ZABEL<sup>2</sup> and Michael BRUESTLE<sup>3</sup>

<sup>1</sup>*Dresden, Germany*

<sup>2</sup>*Institut of Computer Engineering, Technische Universitt Dresden, Germany*

<sup>3</sup>*Vienna, Austria*

**Abstract.** This fringe session will present the design progress of our IMS-T425 compatible Transputer design in FPGA. The 32-bit CPU + Memory interface (2x8kB) are in stable working condition. 117 instructions (from 123+7) are almost implemented in 460 lines of uCode: for example, TASM loops including interruptible MOVE(s) can be simulated some 100 clock cycles. Timer(s) are running. The System control unit allows error mode, MOV-bit and events. Some still open questions around scheduler micro-code and link interaction will be discussed.

**Keywords.** T42, transputer, FPGA, scheduler, micro-code, links

---

<sup>1</sup>Corresponding Author: Uwe Mielke, Electronics Engineer, Dresden, Germany. E-mail: uwe.mielke@t-online.de.

