VHDL generation from Python Synchronous Message Exchange Networks

Truls Asheim <truls@asheim.dk> August 23, 2016

University of Copenhagen, Niels Bohr Institute

- 1. Introduction and motivation
- 2. Synchronous Message Exchange recap
- 3. Translating Python to VHDL
- 4. An example and test benches
- 5. Implementation
- 6. Sumary and future work

Introduction and Motivation

Specialized hardware (FPGAs, ASICs) is more complicated to develop thant software.

Reduced power consumption, and parallel processing

Hardware development has a high barrier of entry and common Hardware Description Languages (HDLs) are hard to work with.

Particularly for test code

A transpiler (source-to-source compiler) capable of translating Python SME networks implemented using the PySME library to functionally equivalent VHDL code.

Automatic test bench generation! — Makes it easy to perpetually verify the correctness of the generated VHDL code.

Generated code can be simulated using VHDL simulators and/or synthesizers such as GHDL and Xilinx Vivado.

Proof of concept, but shows the potential of the SME model.

SME is a globally synchronous message passing model, with an equivalence in CSP, mimicking signal propagation in hardware.

Single broadcasting channel type, called a bus by hardware analogy.

Conceived after an attempt to generate Vivado C and VHDL from PyCSP models showed that enforcing globally synchronous message propagation in pure CSP caused an explosion of complexity.

First presented at CPA 2014, with revised version at CPA 2015

HLS relies on auto-paralellizing sequential code.

- Efficiency of generated code can be an issue.
- Generated code difficult to understand
- Opaque translation process.
- Level of abstraction decreasing

Converting SME to VHDL is different

- SME makes it easy to program using hardware-like synchronous data propagation
- SME models already parallel
- Structural mapping to VHDL is trivial
- \cdot Level of abstraction mostly the same
- $\cdot\,$ Close correlation between input and output

Using a general purpose programming language for hardware design means that:

- · Increased accessibility for software developers.
- Nicer to work with than VHDL
- Easier testing/simulation:
 - Full ecosystem available
 - Existing code can be reused
 - Common and established libraries still available

Python is particularly well suited for rapid prototyping due to its high productivity nature.

- Highly dynamic language, while hardware is inherently static.
- $\cdot\,$ Only a subset of Python can be translated to VHDL.
- Type information required in VHDL not provided by Python.

These are the main challenges of the translation.

Translating Python to VHDL

Obviously, the complete Python language cannot simply be translated to VHDL. Only a restricted subset:

- Only conditionals and variables assignments (but almost full expressions)
- No loops (yet)
- No lists (yet). This is fairly limiting.

And some additional restrictions:

• SME process variables must be declared class-globally

Two types of processes. Functions and Externals

Externals	Functions
Only used for simulation	Implements hardware tar-
	geted processes
Any Python code	Restricted (static) subset of
	Python
Only structure is translated	Translated completely
<pre>class Process(External): def setup(self): pass def clock(self): pass</pre>	<pre>class Process(Function): def setup(self): pass def clock(self): pass</pre>

Functions and **External**s are identical when simulating PySME — only different when translating to VHDL.

Mappings from PySME to VHDL

PySME	VHDL
Variable	VHDL variable or constant
Function parameter	Generic
Bus definition	VHDL ports and signals
External process	File containing skeleton translation
Function process	File containing complete transla-
	tion
Network definition	File containing top-level entity

Python is dynamically typed, while VHDL statically typed and require explicit type information.

Thus, we need to add type information

For variables, solved through a combination of "typing on first assign" (e.g. **self.n** = 4 - n is a 32-bit signed integer) and optional annotations.

Annotations currently mandatory for bus channels.

Not a lot of types. Only signed and unsigned integers and booleans

Number widths crucial for efficiency of implemented hardware since each bit of a number corresponds to a "wire" in the hardware implementation.

So we need to decide, not just types, but integer widths as well.

Annotations of signedness and bitwidths:

Variables	<pre>self.n = 0 # type: t.u12 The</pre>
	variable n is a 12-bit unsigned integer
Bus channels	<pre>Bus("ValueBus", [t.i24("val")])</pre>
	The channel val of the bus Value-
	Bus is a 24-bit signed integer

Better solution: Augment annotations with optimal width inference! (this is future work)

No constants in Python, but correct variable *constness* is important in VHDL!


So we designate variables that are never assigned to as constants in the VHDL code.

The VHDL code we generate, should be easily recognizable and comprehensible by SME model implementer.

Preservation of process, variable, bus channel names important in ensuring this.

A Small Example

A small example (AddNNet)



The AddN network: Three processes:

- Gen emits a parameter value
- AddN accumulates a value, added to value from Gen, a constant and a parameter value.
- Printer prints value from AddN

AddNNet Source Code (1/2)

```
from sme import Network, Function,
                                               17
 1
 2
                       External, Bus, SME,
                                               18
 3
                       Types
                                               19
 4
     t = Types()
                                               20
 \mathbf{5}
                                               21
 6
     class Gen(Function):
                                               22
 7
          def setup(self. ins. outs. n):
                                               23
 8
              self.map outs(outs, "out")
                                               24
 9
              self.n = n # type: t.u3
                                               25
10
                                               26
11
          def run(self):
                                               27
              self.out["val"] = self.n
12
                                               28
13
                                               29
14
     class AddN(Function):
                                               30
          def setup(self, ins, outs, n):
15
                                               31
16
              self.map ins(ins, "num")
                                               32
```

```
self.map_outs(outs, "res")
self.n = n
self.c = 4 # type: t.u3
self.accum = 0 # type: t.u10
```

```
def run(self):
    self.accum += self.n + self.c +
        self.num["val"]
    self.res["val"] = self.accum
```

```
class Printer(External):
    def setup(self, ins, outs):
        self.map_ins(ins, "res")
```

```
def run(self):
    print(self.res["val"])
```

AddNNet Source Code (2/2)

```
class AddNNet(Network):
33
                                              49
         def wire(self):
34
                                              50
35
              bus1 = Bus("ValueBus".
                                              51
36
                        [t.u2("val")])
                                              52
              bus1["val"] = 0
37
                                              53
              self.tell(bus1)
38
                                              54
39
                                              55
              bus2 = Bus("InputBus",
40
                                              56
                         [t.u10("val")])
41
                                              57
42
              bus2["val"] = 0
                                              58
43
              self.tell(bus2)
                                              59
44
                                              60
              gen param = 2
45
                                              61
              gen = Gen("Gen", [], [bus1],
                                              62
46
                        gen param)
47
                                              63
48
              self.tell(gen)
                                              64
```

```
addn_param = 4
addn = AddN("AddN", [bus1],
            [bus2], addn_param)
self.tell(addn)
p = Printer("Printer", [bus2], [])
self.tell(p)
```

```
def main():
    sme = SME()
    sme.network = AddNNet("AddNet")
    sme.network.clock(100)
```

```
if __name__ == "__main__":
    main()
```

```
-- Library includes snipped
entity AddN is
  generic (n: integer):
  port (res val: out u10 t;
        num_val: in u2_t;
        rst: in std_logic;
        clk: in std logic
        );
end AddN:
architecture RTL of AddN is
begin
  process (clk. rst)
    constant c: u3_t := std_logic_vector(to_unsigned(4, u3 t'length));
    variable accum: u10 t := std logic vector(to unsigned(0, u10 t'length));
  begin
    if rst = '1' then
      res val <= std logic vector(to unsigned(0, u10 t'length));</pre>
      accum := std logic vector(to unsigned(0, u10 t'length));
    elsif rising edge(clk) then
      accum := std logic vector(unsigned(accum) + to unsigned(n, u10 t'length) +
               unsigned(c) + unsigned(num val));
      res val <= std logic vector(unsigned(accum)):</pre>
    end if:
  end process;
end architecture:
```

Top-level entity

```
library ieee;
 1
     use ieee.std logic 1164.all;
 2
     use ieee.std logic unsigned.all;
 3
 4
     use ieee.numeric std.all:
 5
 6
     library sme types;
 7
     use work.sme_types.all;
 8
     entity AddNNet is
 9
       port (AddNNet_ValueBus val:
10
11
             inout u2 t:
12
             AddNNet InputBus val:
13
             inout u10 t;
              rst: in std_logic;
14
15
             clk: in std logic
16
             );
17
     end AddNNet:
18
     architecture RTL of AddNNet is
```

```
-- signals
begin
 AddN: entity work.AddN
  generic map (n \Rightarrow 4)
  port map (num val => AddNNet ValueBus val,
            res val => AddNNet InputBus val,
            rst => rst.
            clk => clk):
 Gen: entity work.Gen
  generic map (n => 2)
  port map (out_val => AddNNet_ValueBus_val,
            rst => rst.
            clk => clk);
  Printer: entity work.Printer
  port map (res val => AddNNet InputBus val,
            rst => rst,
            clk => clk):
```

```
end architecture;
```

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

Test Benches



20

A test bench is used for testing and verifying hardware descriptions.

- Test vectors generated by simulating a PySME model.
- Read by auto-generated VHDL test bench code.
- Values SME buses cycle-accurately mirrors the the values of the VHDL signals that they are transformed into.


Manual modifications of the generated VHDL code can be verified for correctness against the original Python implementation.

AddNNet_InputBus_val,AddNNet_ValueBus_val 0,0 8,2 18,2 28,2 38,2 48,2 58,2 68,2 78,2 88,2 98,2 108,2

[...]

Test Bench Code

```
while not endfile(F) loop
 readline(F, L);
 wait until rising_edge(clock);
 fieldno := 0;
 read csv field(L, tmp);
 if not are strings equal(tmp. "U") then
    assert are strings equal(uint image(AddNNet InputBus val). tmp)
      report "Unexpected value of AddNNet InputBus val in cycle " &
      integer'image(clockcycle) & ". Actual value was: " & uint_image(AddNNet_InputBus_val)
      & " but expected " & truncate(tmp) severity Error:
 end if:
  fieldno := fieldno + 1;
 read csv field(L, tmp);
 if not are strings equal(tmp, "U") then
    assert are_strings_equal(uint_image(AddNNet_ValueBus_val), tmp)
      report "Unexpected value of AddNNet ValueBus val in cvcle " &
     integer'image(clockcycle) δ ". Actual value was: " δ uint image(AddNNet ValueBus val)
      & " but expected " & truncate(tmp) severity Error:
 end if:
 fieldno := fieldno + 1;
  clockcvcle := clockcvcle + 1:
end loop:
```



Running it

\$ dist/build/almique/almique examples/addn.py
\$ cd output

\$ls

AddN.vhdl AddNNet.vhdl AddNNet_tb.vhdl Gen.vhdl Printer.vhdl csv_util.vhdl sme_types.vhdl

\$ ghdl -a --ieee=synopsys --work=sme_types sme_types.vhdl Gen.vhdl AddN.vhdl Printer.vhdl csv_util.vhdl AddNNet.vhdl AddNNet_tb.vhdl \$ ghdl -e --ieee=synopsys --work=sme_types AddNNet_tb \$ python ../examples/addn.py -t trace.csv \$./addnnet_tb AddNNet_tb.vhdl:91:5:@lus:(report note): Completed after 100 clockcycles


\$

Overall stats

63 lines of Python turns into 440 lines of VHDL (including test benches) So a 270% increase in code size or 377 lines of code you didn't have to write. Implementation

- Writen in Haskell
- 1883 SLOC (Including some inline VHDL)
- Python parsed using the language-python module
- VHDL generated using **Text.Pretty** pretty printing combinators
- Code transformation through "classic" compiler pipeline

Compilation pipeline



SMEIL is the SME Intermediate Language

We have a translation system which

- Translates Python SME programs to VHDL
- Produces functionally equivalent VHDL code with similar structure
- Close correlation between input and output code makes transformations transparent
- Automatic test bench generation allows for "lifecycle" verification of VHDL

So where do we go from here?

- Expanding supported Python subset (lists, loops, functions)
- Avoid annotations in the "standard case"
 - Optimal bitwidth inference
 - Improved type inference
- Standard library
- Floating point
- More dynamic and "Pythonic" translations enabled by improved abstract interpretation model

Thank you!

Complete transpiler source code: https://github.com/truls/almique PySME library source code: https://github.com/truls/pysme Questions?