From: J.Moores (jm40_at_email.domain.hidden)
Date: 1999-03-30 15:45:22
Anyone noticed that the next generation of Alpha will support
'multi-threading'? (http://www.theregister.co.uk) Together with packet
based RAMBUS RAM, perhaps we will get a ParaPC of sorts after all... I
still don't understand why Intel took the approach that it has in hiding
memory latency in the Merced, when hardware context switching provides a
much more scalable alternative.
Ho hum.
Jim
--- Jim Moores, PhD Research Student, Computing Lab, University of Kent, UK. new email address: jimmoores_at_hotmail.com
This archive was generated by hypermail 2.1.7 on 2004-10-31 20:03:57 GMT
© Copyright WoTUG
All rights reserved