

# An Overview of ASD

Formal Methods in daily use

FM2009 Fringe Meeting

Guy H. Broadfoot CTO Verum BV guy.broadfoot@verum.com







- Must be usable by existing Software Engineers
  - No complex notations
  - No new mathematical skills required
  - Fully automated verification
  - No big changes to existing process or infrastructure
- Must be scalable to industrial sized systems
- Must have a strong business case
  - Shorter time to market
  - Lower costs
  - Reduce delivered defects
  - Reduce the number of people required
- Must have a quick payback
  - Breakeven on first project




## What is ASD?



- ASD is a software engineering tool for:
  - constructing complete and correct industrial scale systems from components formally verified during design
- ASD provides:
  - fully automated formal verification of specifications and designs
  - fully automatic code generation (C++, C#, MISRA C, Java)
  - easy integration into existing software development teams
- ASD guarantees:
  - behavioural equivalence between specifications, designs, formal models and runtime behaviour of generated code
- ASD is a paradigm shift
  - software engineers make specifications and design models and formally verify them instead of coding and testing

# ASD is a Paradigm Shift









- A component is a common unit of
  - Functional Specification
  - Design
  - Verification
  - Code generation
  - Runtime execution
- Interface Models
  - Implementation free specification of externally visible behaviour
  - Independent of target programming language
- Design Models
  - Implementation of all internal behaviour and interactions with used components
  - Inherits its own implemented interface model and uses the interface models of the used components
  - Target programming language independent



# **ASD Technologies**



- Sequence-based Specification
  - Basis of ASD Modelling Language
  - Draws on regular expressions and Mealy machines
- CSP + FDR used for verification
- ASD Runtime Model
  - Gives operational semantics to SBS
  - Rules for translating ASD models to CSP
  - Rules for translating ASD models to target programming languages
  - Target language specific ASD Runtime




## What is Verified?



- Checks on every Interface Model (implemented and used interfaces)
  - Predicates are well-formed and complete
  - Divergence free
  - Deadlock free
- Checks on the Design Model
  - Design Model must be Deterministic
  - Design must comply with Used Component Interfaces (illegal use of interface, race conditions)
- Design + Used Component Interface Models + Queue
  - Predicates in design model must be complete and well formed
  - All state variables in design model must be in range
  - All use of UCV variables in design model must be valid
  - No Queue overflow
  - Design + Used Components + Queue must be deadlock free
  - Design + Used Components + Queue must be divergence free
  - Design + Used Components + Queue must fully and correctly implement its specification

#### **ASD Model Builder**

verum°



## **ASD:Suite Adopters**



#### **PHILIPS**

sense and simplicity



Healthcare

























## Questions?

verum°



Verum's new ASD:Suite software design toolset eliminates all behavioural defects from complex software designs, cutting the cost of software development, testing and maintenance. ASD:Suite design-time verification and code generation reduces the cost of software development from a conventional figure of €22-€45 to €3-€6 per delivered line of code.

Accomplish more for less with ASD:Suite.

Verum Laan van Diepenvoorde 32 5582 LA Waalre Tel: +31 40 2359090

www.verum.com

Come and see more in room 118

