SystemVerilogCSP: Modeling Digital Asynchronous Circuits Using SystemVerilog Interfaces

Arash SAIFHASHEMI¹, Peter A. BEEREL²

Ming Hsieh Department of Electrical Engineering, University of Southern California

Abstract. This paper describes how to model channel-based digital asynchronous circuits using SystemVerilog interfaces that implement CSP-like communication events. The interfaces enable explicit handshaking of channel wires as well as abstract CSP events. This enables abstract connections between modules that are described at different levels of abstraction facilitating both verification and design. We explain how to model one-to-one, one-to-many, one-to-any, any-to-one and synchronised channels. Moreover, we describe how to split communication actions into multiple parts to model more accurately less concurrent handshaking protocols that are commonly found in many asynchronous pipelines.

Keywords. CSP, SystemVerilog, asynchronous circuits.

Introduction

In a digital circuit, often modelled as a network of interconnected modules, it is important to know when each module can safely sample input data and when the data at the output of each module is ready to be sampled by the next module. Channel-based asynchronous circuits are a family of digital circuits in which adjacent modules communicate and synchronise with each other via handshaking. Each module synchronises with its predecessors for receiving input data and with its successors for sending output data. Compared to synchronous circuits, replacing the clock network with handshaking signals can reduce the power consumption and improve performance [1].

Asynchronous circuit designers often use a CSP-like [2] language to specify a circuit's intended behaviour at a high-level of abstraction. Therefore, one can consider asynchronous circuits to be a hardware implementation of CSP programs. Data transfers between asynchronous modules are modeled by CSP-like communication events: modules *Receive* (or *Input*) data on input channels, and *Send* (or *Output*) data on output channels. We use *Send* and *Receive* in this paper to model CSP-like output (!) and input (?) operators [2].

Several implementations of CSP have been suggested for modeling asynchronous circuits, among them are [3-9]. Ideally, such a hardware description should be via a standardised and widely used language supported by commercially available CAD tools. In addition, this language should also support timing and delay control constructs such that hardware performance (throughput and latency) can be analysed via simulation. Lastly,

² Corresponding Author: Arash Saifhashemi, EEB 346, University of Southern California, 3740 McClintock Ave, Los Angeles, CA, 90089, USA; E-mail: saifhash@usc.edu

² Peter A. Beerel is also Chief Scientist at Fulcrum Microsystems, Calabasas, California, 91302.

allowing models at several levels of abstraction (especially, high-level and gate level) is of great utility as it facilitates a top-down design approach. There are several popular software-based implementations of CSP [10-12]. But these languages do not have ample low-level hardware design constructs for delay and switch-level modeling and are rarely supported by hardware CAD tools. CHP, Communicating Hardware Processes [13], is a concurrent programming notation inspired by CSP and Dijkstra's guarded commands [14]. It is capable of modeling both high-level communication actions and low level switching activities, but it lacks delay and timing constructs. Tangram [12] is a CSP-based language for designing asynchronous circuits but it is supported by a very limited number of CAD tools. In contrast, Verilog and VHDL are the most commonly used hardware description languages (HDLs) for designing hardware, as they are standardised by IEEE and supported by most CAD tools. Using these two languages facilitates mixed mode simulation of asynchronous designs together with legacy synchronous circuits. However, these two languages do not have inherent constructs for modeling CSP-like communication actions. SystemC has also been applied [7, 15]. While SystemC is standardised, Verilog and VHDL are better suited for structural and switch-level designs [16].

There are numerous methods in literature that attempt to customise Verilog and VHDL with high-level CSP-like communication actions. Several authors [3-5] have developed packages for VHDL to model CSP communication actions. Verilog has also been used [8, 9] due to its other powerful feature called fined-grained concurrency (nested *begin-end* and *fork-join* blocks), by which processes can create multiple nested threads of execution. This is a highly desirable feature for modelling asynchronous circuits. The initial Verilog implementation [8] is based on library C functions, call, where a set of C functions calls is hidden behind Verilog macros. Interfacing from Verilog to C, however, makes the simulation speed very slow. A later implementation [9] omits the need for C functions, however, still uses Verilog macros and adds extra bits to data ports for handshaking signals, which complicates debugging and monitoring the status of channels. Also, it does not support highly used handshaking protocols such as two-phase and 1-of-2 dual rail handshaking protocols.

A number of researchers [17, 18] suggested using SystemVerilog [19] (a superset of Verilog) *interfaces* to implement *Send* and *Receive* actions. A SystemVerilog interface is an entity that can include a bundle of signals. The idea is to place all data and handshaking signals inside an interface and define *Send* and *Receive* actions as the interface member tasks. In this paper we will focus on developing such an interface. Compared to Verilog implementations, using SystemVerilog interfaces provides modelling flexible CSP-like communication actions based on multiple handshaking protocols. Also, it enables designers to use mnemonic values for the status of channels [5], which facilitates debugging of the circuits. Moreover, mixed-mode simulation of two communicating modules each at a different level of abstraction [1, 5, 9] is possible without the need of instantiating extra modules.

Compared to initial attempts to use SystemVerilog [17, 18], we will implement several handshaking protocols so that modules described at a low level of abstraction (i.e. using explicit handshaking signals) can communicate with modules described at high level of abstraction (i.e. modules that use *Send/Receive*). Also, we implement shared channels, such as one-to-many (broadcast), one-to-any, and any-to-one channels [10, 20]. We also improve the modelling of *split* communication actions [1, 13] and extend it to support multiple protocols. A split communication is a form of modelling where one communication event is split into multiple events. Using split communication, we show how to model simultaneous and synchronised *Receive* actions on multiple inputs of a module (i.e. when a module simultaneously receives from multiple ports but no *Receive* action shall start until

all senders are ready to *Send*). We further show how to accurately model modules that reshuffle handshaking events of *Receive* or *Send* on multiple ports.

Section 1 of this paper introduces SystemVerilog semantics and SystemVerilog interfaces. Section 2 presents the basic definitions of *Send* and *Receive* tasks. Section 3 describes the details and applications of split communication. Section 4 shows synchronised *Receives* on multiple input channels. Section 5 presents the implementation of shared channels. Section 6 includes performance evaluation, and Section 7 is summary and conclusions.

1. SystemVerilog

A SystemVerilog description, as explained in [19], consists of connected threads of execution or processes. Processes are objects that can be evaluated, that can have state, and that can respond to changes on their inputs to produce outputs. Processes are concurrently scheduled elements.

Every change in state of a net or variable in the system description being simulated is considered an *update event*. Processes are sensitive to update events. When an update event is executed, all the processes that are sensitive to that event are considered for evaluation in an arbitrary order. The evaluation of a process is also an event, known as an *evaluation event*.

SystemVerilog interfaces [19] encapsulate the implementation of communication actions and handshaking signals between modules. A circuit at the lowest level of abstraction can be described using a schematic diagram in which numerous wires connect adjacent modules. This diagram can equivalently be converted to a SystemVerilog netlist. Using SystemVerilog interfaces, one can describe a circuit while all wires between blocks are abstracted into interface connections. Moreover, one can define member *tasks* and *functions* for a SystemVerilog interface. In this paper, we will use SystemVerilog task construct to implement *Send* and *Receive* actions. Through a *Send/Receive* task pair we model CSP-like communication.

Consider the following CSP processes:

$$SENDER = (mid!v \rightarrow SENDER)$$
$$RECEIVER = (mid?x \rightarrow RECEIVER)$$

Figure 1.a shows the graphic representation of a system consisting of an instance of each of these processes running concurrently: (s||r). Figure 1.b shows how a typical asynchronous circuit designer would implement such a system in hardware by using explicit handshaking signals for synchronisation of two modules. Using a handshaking protocol, the *req* signal ensures that the RECEIVER module waits for the SENDER to send data. The *ack* signal ensures that the SENDER does not progress until the RECEIVER receives the data. Figure 1.c shows a block diagram representation of these two modules based on SystemVerilog interfaces. In this representation, explicit handshaking signals are encapsulated in the SystemVerilog interface.



Figure 1. (a) CSP channel (b) schematic with wires (c) block diagram with interfaces.

The block diagram representation of module interconnects is similar to CSP's channel representation in which the details of communication implementation are not revealed. Figure 2 shows the description of the *SENDER* module, *RECEIVER* module, and the *TOP* module connecting them together via a *Channel* interface in SystemVerilog. The *always* keyword is used to represent a general-purpose procedural and repetitive behaviour. The SystemVerilog \$*random* system call is used in the SENDER module to generate random data.

<pre>module SENDER (interface R); parameter WIDTH = 8; parameter CT = 10; logic [WIDTH-1:0] v; always begin v={\$random()}%2**(WIDTH-1); R.Send(v); #CT; //Delay end endmodule</pre>		<pre>module RECEIVER (interface L); parameter WIDTH = 8; parameter CT = 10; logic [WIDTH-1:0] x; always begin L.Receive(x); #CT; //Delay end endmodule</pre>				
module TOP; Channel SENDER RECEIVER endmodule	mid s r	(); (mid); (mid);	//Interface definition			

Figure 2. (Left) SENDER module, (Right) RECEIVER module, (Bottom) TOP module.

From the SENDER's point of view, R.Send is a task call on interface R; similarly, from RECEIVER's point of view, L.RECEIVE is a task call on interface L. Both these modules do not need to know the type L or R interfaces. Module TOP, however, has to specify the type of the interface connecting SENDER and RECEIVER together. In this case, the interface type is called Channel, which we will define later.

2. Implementation of Communication Actions with Channel Interface

One can use one of many handshaking protocols to implement *Send* and *Receive* actions. In this section we present the implementation of *Send* and *Receive* using commonly used handshaking protocols in designing asynchronous circuits. First, we define two new data types: *ChannelStatus* and *ChannelProtocol*. *ChannelStatus* holds the status of the channel for debugging purposes [5]. Initially, we define a channel to have three possible status values. If a channel is *idle*, it means there is no activity on the channel, *r_pend* means a receiving process has called *Receive* and is waiting for the sending process. *S_pend* means a sending process has called *Send* and is waiting for the receiving process. *ChannelProtocol* will be used as a parameter for the channel, which specifies what handshaking protocol should be used for communication actions.

Figure 3 shows the definition of these two new user types together with a simplified definition of the *Channel* interface. The simplified interface has only two one-bit *req* and *ack* handshaking signals that can be used for both two and four-phase bundled data protocols [1]. Parameters *WIDTH* and *hsProtocol* specify the width of the data in the channel and the handshaking protocol respectively. The *Channel* interface is a shared resource: both *Sender* and *Receive* modules have access to all members of the interface.

```
typedef enum {idle, r_pend, s_pend} ChannelStatus;
typedef enum {P2PhaseBD, P4PhaseBD} ChannelProtocol;
interface Channel;
parameter WIDTH = 8;
parameter ChannelProtocol hsProtocol = P2PhaseBD;
ChannelStatus status = idle; // Status of a channel
logic req=0, ack=0; // Handshaking signals
logic hsPhase=1; // Used in two-phase handshaking
logic [WIDTH-1:0] data; // Data being communicated
endinterface: Channel
```

Figure 3. Initial definition of Channel interface.

Having handshaking protocols defined, we define *Send* and *Receive* tasks. Note that these tasks are member tasks of the interface and are defined inside the interface definition block. Figure 4 shows the basic definition for *Send* and *Receive* tasks using four-phase or two-phase handshaking protocols.

<pre>task Send (input logic[WIDTH-1:0] d); if(hsProtocol == P4PhaseBD) begin data = d; req = 1; status = s_pend; wait (ack == 1); req = 0; wait (ack == 0); status = idle; end else if (hsProtocol == P2PhaseBD) begin data = d; req = hsPhase; status = s_pend; wait (ack == hsPhase); ctatus = idle;</pre>	<pre>task Receive(output logic[WIDTH-1:0] d); if (hsProtocol==P4PhaseBD) begin status = r_pend; wait (req == 1); d = data; ack = 1; wait (req == 0); ack = 0; status = idle; end else if (hsProtocol == P2PhaseBD) begin status = r_pend; wait (req == hsPhase); d = data; ack = hsPhase;</pre>
<pre>data = d; req = hsPhase; status = s_pend; wait (ack == hsPhase); status = idle; hsPhase = ~hsPhase; end endtask</pre>	<pre>status = r_pend; wait (req == hsPhase); d = data; ack = hsPhase; status = idle; end endtask</pre>

Figure 4. Basic Send and Receive tasks for the Channel interface.

Handshaking signals are modified by one task and accessed by the other. The *status* variable, however, is modified by both tasks. Initially, the value of *status* is *idle*. Notice that there are no timing delays in these tasks. This implies the assignments in each task will be executed in sequence and atomically. If *Send* (*Receive*) task is called in one process after a *Receive* (*Send*) task has already been called in a corresponding process, the communication action takes place at zero time, i.e., both tasks will finish in zero time. However, if *Send* (*Receive*) is called in one process, but the corresponding *Receive* (*Send*) task has not been called yet, the status of the interface will be equal to the mnemonic value of *s_pend* (*r_pend*) and the *Send* (*Receive*) task will be blocked on the first wait statement. When both tasks finish, *status* will be set back to *idle*. This makes debugging easier as the designer can track the status of all channels in the design as illustrated in Figure 5.

/homogeneous_pipeline_tester/leftChannel/status	idle	r pend	s pend		idle				r pend	s pend
/homogeneous_pipeline_tester/rightChannel/status	r_pend	r pend					s pend			
s 🖲 Now	200 ns	1	12	l i Ins	16	ns i	20	ns	24	ns I
✓ O Cursor 1	14 ns			14	ns					

Figure 5. Debugging the design using mnemonic values for status of channels.

Next, an implementation of *Probe* and *Peek* [13, 21] is presented. A process *probes* its port to see if some other process connected to that port has initiated a communication action on that port without committing to any communication action. Therefore, it can be defined as a Boolean function. Calling Probe is non-blocking. *Peek* is a blocking action when - just like *Receive* - a process blocks until the corresponding process initiates a *Send* action. Upon seeing the initiation of *Send*, the receiving process only samples the data without actually committing to *Receive*.

Implementing *Probe* and *Peek* turns out to be straightforward. In fact, *Probe* is just checking to see if the interface status is equal to *s_pend*. Figure 6 shows the *Peek* task definition.

```
task Peek (output logic[WIDTH-1:0] d);
wait (status != s_pend );
d = data;
endtask
```

Figure 6. Implementation of Peek.

It is worthwhile showing how using the *Channel* interface one can use the same testbench module for testing a buffer at different levels of abstraction. Figure 7 shows the structural detailed design of a micropipeline buffer [22] as well as a diagram of a testbench testing the buffer using *Channel* interface.



Figure 7. (Left) Micropipeline buffer structural design (Right) The structure of a testbench for testing a micropipeline buffer.

Figure 8 presents the description of the micropipeline buffer at three different levels of abstraction: mp_fb_csp , $mp_fb_dataflow$, and mp_fb_struct . Notice that except for mp_fb_csp , the other two types of the buffer directly access the interface signals. mp_fb_struct is the direct translation of Figure 7 (Left) into SystemVerilog. Figure 8 (Bottom) shows the testbench module. The *BUFFER* macro specifies which type of buffer should be used. Regardless of which type of buffer is chosen, the description of the *testbench* module remains the same. This facilitates an efficient top-down design and verification paradigm in which units are initially behaviourally described using CSP and then individually refined into their structural implementations. A similar approach has been used in the Proteus asynchronous synthesis framework [23], where instead of SystemVerilog, the circuit is designed in a proprietary CSP-like language [24]. In this design flow, the synthesised transistor-level netlist is co-simulated against the original high-level description. The same input stimuli are applied to both circuits and the output results of both circuits are expected to be the same. Using SystemVerilog, we are trying to enable the designer to use a standard hardware description language to achieve the same results.

```
module mp fb csp (interface L,
                                           module mp fb dataflow
                   interface R);
                                               (interface L,
logic data;
                                                interface R);
                                            CPState state =ST PASS;
 always
                                            logic phase = 1;
begin
      L.Receive(data);
                                            always
      R.Send(data);
                                            begin
end
                                              wait(L.req==phase
endmodule
                                                        && R.ack==!phase);
                                             L.ack = (phase);
                                             R.req = (phase);
module mp fb struct (interface L,
                                              state = ST_CAPTURE;
                      interface R);
                                              wait(R.ack==phase);
 celement
            ce
                   (L.req, pd_bar, c);
                                             state = ST PASS;
not
            inv
                  (pd bar, pd);
                                             phase = ~phase;
                  (c, L.ack, R.ack,
pd, L.data, R.data);
cap_pass
            ср
                                             R.phase = \sim R.phase;
                                            end
endmodule
                                            always @(state, L.data)
                                              if (state== ST PASS)
                                               R.data = L.data;
                                           endmodule
//`define BUFFER mp fb csp
//`define BUFFER mp fb dataflow
define BUFFER mp_fb_struct
module testbench;
 Channel
                   a(), b();
                                      //Interface definition
Sender
                                      (a);
                   S
 BUFFER
                   b0
                                      (a,b);
Receiver
                   r
                                      (b);
endmodule
```

Figure 8. Micropipeline buffer at (Left) CSP and structural levels, (Right) dataflow level, (Bottom) testbench module.

3. Split Communication

In asynchronous circuits it is very common to interleave the handshaking actions of two or more channels [1, 13]. For example, enclosed handshaking [1] is one form of communication action in which the handshaking on one channel is enclosed within the handshaking of another one. Figure 9 shows a *Call* module [13] that encloses the handshaking actions of port R into the handshaking actions of port L using two-phase handshaking protocol. This module first waits for a value change on *Lreq*. Then it flips the value of *Rreq*, without acknowledging L (i.e., without finishing the *Receive*). Only after finishing the communication action on R, does it flip the value of *Lack* to acknowledge the sender on port L. Notice that in Figure 9 two complete cycles of communication actions on ports L and R are shown.

It is not possible to accurately model the behaviour of this module in an abstract way only with *Send/Receive* tasks. Some researchers [1, 17] suggest using *split communication actions* in which a communication action is split into several events. A communication action is considered complete when all of these events happen. Figure 10 shows *SplitReceive* and *SplitSend* implemented using either two or four-phase handshaking protocols. The second argument of these tasks specifies which part of the handshaking action should be executed. Figure 10 also shows the high level description of the *Call* module.



Figure 9. Call module using two-phase enclosed handshaking.

```
task SplitSend (
task SplitReceive (
                                             input logic[WIDTH-1:0] d,
 output logic[WIDTH-1:0] d,
 input integer part
                                             input integer part
);
                                            );
 case(hsProtocol)
                                             case(hsProtocol)
  P4PhaseBD:
                                              Plof2:
  begin
                                              begin
    case
         (part)
                                                case (part)
     1: begin
                                                 1: begin
       status = r_pend;
                                                  data = d;
req = 1;
       wait (req == 1 );
     end
                                                   status = s_pend;
     2: begin
                                                 end
       d = data;
                                                 2: begin
       ack = 1;
                                                  wait (ack == 1 );
     end
                                                 end
     3: begin
                                                 3: begin
       wait (req == 0 );
                                                  req = 0;
     end
                                                 end
                                                 4: begin
     4:begin
                                                   wait (ack == 0 );
       ack = 0;
       status = idle;
                                                   status = idle;
     end
                                                 end
    endcase
                                                endcase
  end //P4PhaseBD
                                              end //P4PhaseBD
  P2PhaseBD: begin
                                              P2PhaseBD:
    case (part)
                                              begin
     1: begin
                                                case (part)
                                                 1: begin
       status = r_pend;
                                                   data = d;
req = hsPhase;
       wait (req == hsPhase );
       d = data;
     end
                                                   status = s_pend;
     2: begin
                                                 end
       ack = hsPhase;
                                                 2: begin
                                                   wait (ack == hsPhase );
       status = idle;
                                                   status = idle;
     end
    endcase
                                                   hsPhase = ~hsPhase;
   end //P2PhaseBD
                                                 end
 endcase
                                                endcase
                                              end //P2PhaseBD
endtask
                                             endcase
                                            endtask
module Call (interface left, interface right);
 parameter WIDTH = 8;
 logic [WIDTH-1:0] data;
 alwavs
 begin
  left.SplitReceive (data, 1);
  right.Send
                     (data);
  left.SplitReceive(data, 2);
 end
endmodule
```

Figure 10. (Top Left) SplitReceive, (Top Right) SplitSend, and (Bottom) Call Module.

Here we present another application of split communication. A commonly used, fast, and stable type of pipeline stages in asynchronous fined grain pipelines is called the precharged half buffer, *PCHB* [17]. A *PCHB* pipeline stage is implemented using dual-rail four-phase handshaking [13]. This buffer is described as *[L?x;R!x] in CHP [13] using CSP-like input and outputs: The buffer *Receives x* from *L*, and *Sends* it to *R*. A lower level description of this buffer in CHP, where the handshaking protocol is explicitly described, can be defined as:

*[$\begin{bmatrix} l_0 \lor l_1 \end{bmatrix}; \begin{bmatrix} l_0 \rightarrow r.0 \uparrow [] l_1 \rightarrow r.1 \uparrow]; L_{ack} \uparrow; \\ \begin{bmatrix} R_{ack} \end{bmatrix}; r.0 \checkmark, r.1 \checkmark; \begin{bmatrix} \sim l_0 \land \sim l_1 \end{bmatrix}; L_{ack} \checkmark; \begin{bmatrix} \sim R_{ack} \end{bmatrix}$].

In this notation, *[] means repeat the statements inside the brackets for ever. For a binary variable v, [v] means wait (and block) until the value of v is one. The notation $[\sim v]$ means wait (and block) until the value of v is zero. The notation v \uparrow means set the value of v to one. Similarly, $v \checkmark$ means set the value of v to zero. In the above notation, a dual-rail four-phase handshake protocol is used. The signals l_0 , l_1 , and L_{ack} are handshake signals for channel L. Similarly, r_0 , r_1 , and R_{ack} are handshake signals for channel R. The symbol \lor represents logical OR, and the \land symbol represents logical AND.

Figure 11 shows a full handshaking cycle on L and R. Notice how handshaking phases of L are interleaved with R in the above CHP program. Figure 11 also shows how each phase of handshaking can be considered one part of the split communication. On the input side when data is available, either l_0 or l_1 is high. If l_0 is high, the input has Boolean value 0, if l_1 is high, the input has Boolean value 1. After receiving a valid data, the input is acknowledged and the process waits until both l_0 and l_1 become low. At this point the acknowledge signal returns to zero.

$[l_0 \lor l_1]$	<i>Receive</i> ₁	r.0↑or r.1↑	Send ₁
$L_{ack} \uparrow$	<i>Receive</i> ²	$[R_{ack}]$	Send ₂
$[\sim l_{.0} \land \sim l_{.1}]$	Receive ₃	r.0↓, r.1↓	Send ₃
$L_{ack} \checkmark$	<i>Receive</i> ⁴	$[\sim R_{ack}]$	Send ₄

Figure 11. Split communication for the four-phase handshaking protocol used in PCHB.

The SystemVerilog description of this buffer using split communication is presented in Figure 12. Compared to the original CHP representation, *[L?x;R!x], the description of Figure 12 can more accurately capture the interaction and synchronisations of the buffer with its environment, while still abstracting the implementation details. Notice that a top-level module such as a testbench can still communicate with the PCHB buffer of Figure 12 using the non-split communication actions *Send/Receive*. Also, notice that the dual-rail implementation of split communication is not shown in Figure 10 to save space.

```
module pchb buffer (interface left, interface right);
 parameter WIDTH = 8;
 logic [WIDTH-1:0] data;
 always
 begin
                         (data, 1);
(data, 1);
  left.SplitReceive
  right.SplitSend
                         (data, 2);
  left.SplitReceive
  right.SplitSend
                         (data, 2);
  right.SplitSend
                         (data, 3);
  left.SplitReceive
                         (data, 3);
  left.SplitReceive
                          (data, 4);
  right.SplitSend
                         (data, 4);
 end
endmodule
```

Figure 12. SystemVerilog description of a PCHB buffer.

4. Synchronised Receives

Often a receiver module needs to *Receive* values from multiple input ports by calling multiple *Receive* tasks in parallel. Figure 13 (left) shows an Adder module that concurrently receives its inputs from two input ports. Using a SystemVerilog *fork-join* construct, both *Receives* can be executed concurrently. The simulator starts both *Receives* at the same time. The control then moves to the line after join when both *Receives* are done. However, each *Receive* can be executed independently, i.e., if one of the *Receives* is blocked, the other can still complete.

```
module Adder1 (interface A,
                                      module Adder2 (interface A,
interface B, interface SUM);
                                      interface B, interface SUM);
 parameter WIDTH = 8;
                                        parameter WIDTH = 8;
 logic [WIDTH-1:0] a=0,b=0,sum=0;
                                        logic [WIDTH-1:0] a=0,b=0,sum=0;
 always
                                        always
 begin
                                        begin
 fork
                                        fork
                                         A.Receive(a, 1);
  A.Receive(a);
  B.Receive(b);
                                         B.Receive(b, 1);
 join
                                        join
 sum = a + b
                                        fork
 SUM.Send(sum);
                                         A.Receive(a, 2);
 end
                                         B.Receive(b, 2);
endmodule
                                        join
                                        sum = a + b
                                        SUM.Send(sum);
                                        end
                                      endmodule
```

Figure 13. (Left) Independent Receives (Right) Synchronised Receives with two-phase handshaking.

The hardware implementation of such concurrent *Receives*, however, is sometimes slightly different. Usually, a Muller C-Element [25] is used to synchronise the handshake of both ports. Therefore, if one Sender is late, both *Receives* get blocked until both senders commit to *Send*. A sample micropipeline [22] join stage is shown in Figure 14 [1].

There are two possible methods to implement such behaviour accurately. The first approach is to *Probe* both input channels and commit to *Receive* on either of the channels only when the status of both channels is not *idle*. Alternatively, we can use split communication as shown in Adder2 described in Figure 13 (Right).



Figure 14. Micropipeline implementation of a join stage with synchronised receives.

5. Shared Channels

Shared channels are channels where each end of the channel is allowed to be connected to multiple processes [2, 20, 26]. The formal CSP semantics requires those processes to interleave their use of the shared channel-end and defines the interleaving operator [2]. In this section, we present modelling of *one-to-many (Broadcast)* and *one-to-any* channels in SystemVerilog that behave similar to the ones specified in [10, 20]. *Any-to-one* channels can be modelled in a similar manner that *one-to-any* channels are modelled by modifying the *Send* task. Therefore, we will not present the detailed description of this channel type to save space.

5.1 One-To-Many (Broadcast) Channels

It is common for a module to *Send* a value to multiple receivers. In asynchronous circuits this is often done using an explicit copy module which *Receives* a value from its input port and *Sends* that value to its multiple output ports. Figure 15 shows the description of an explicit copy module with two outputs. A *fork-join* construct is used to execute both *Send* commands in parallel.

The use of an explicit copy module is tedious and makes debugging harder, since the designer has to instantiate a separate copy module for each case where there is one sender and multiple receivers. Moreover, often the implementation of the copy module behaves differently than the high level CSP description of it. In many implementations a Muller C-Element [25] is used to synchronise all communication actions. In the *copy2* module of Figure 15, however, each *Send* (and hence the corresponding *Receive*) can execute independently. Using broadcast channels [10], the *Send* action of the sender and all *Receive* actions of all receivers are synchronised using barriers. Figure 16 shows a similar implementation of a broadcast channel in SystemVerilog. A counter shared by all receivers is used to keep track of the number of receivers executing the *Receive* task.

```
module copy2 (interface in, interface out0, interface out1);
   parameter WIDTH = 8;
   logic [WIDTH-1:0] data;
   always
   begin
      in.Receive(data);
      fork
        out0.Send(data);
        out1.Send(data);
        join
end
endmodule
```

Figure 15. Copy2 Module in SystemVerilog.

```
task Receive (output logic[WIDTH-1:0] d);
 status = r_pend; //Set the status to r_pend before wait
 wait (req == hsPhase );
 d = data;
 //Is this the last receiver?
 if (receiveCounter == NUMBER OF RECEIVERS-1)
 beqin
  ack = hsPhase; //Flip the ack signal for the Sender
  status = idle;
  receiveCounter=0;
 end
 else
       //Wait for all other receivers to finish receiving
begin
  status = s pend 1toMany;
  receiveCounter++;
  wait (receiveCounter ==0 );
 end
endtask
```

Figure 16. Receive task on shared channels.

Each receiver first checks to see if the Sender has started by waiting on *reg* signal to become high. Then it saves the input data and checks the counter to see if it is the last receiver. If not, it increments the counter, set the status value to s pend ltoMany, and then waits until the counter is reset back to zero. Otherwise, if it is the last receiver, it finishes the handshake with the sender and also resets the counter back to zero. The parameter NUMBER OF RECEIVERS is defined in the interface. It is set to the number of receivers upon the interface instantiation. The default value of this parameter is 1 for point-to-point channels. Notice that we can avoid using barriers [10] since SystemVerilog is an event driven language [19]. That is, the new value of *receiveCounter* (an *update event*) will be seen by all other receivers before they compare it to NUMBER OF RECEIVERS (evaluate event). This is because in SystemVerilog update events have higher priority than evaluate events. If all receivers execute *Receive* at the same time, the simulator evaluates one of the receivers in an arbitrary order. Upon executing the increment of the counter, an update event will be scheduled that will update the value of the receiveCounter before all other receivers evaluate the if statement. The last receiver unblocks all other receivers as well as the sender. Figure 17 shows an example circuit followed by its SystemVerilog representation using a broadcast channel. The *data generator* module *dg* generates data and Sends it to its output port which is connected to three input ports belonging to top, *middle*, and *bottom* buffers. The output port of each buffer is connected to a *data bucket* module that *Receives* data from its input port and has no output port.



Figure 17. (Top) One-To-Many channel example, (Bottom) SystemVerilog implementation.

5.2 One-to-any Channels

A different type of channel, *one-to-any*, is discussed and implemented in [20]. This type of channel is between several receiving processes and only one sending process. Receiving processes compete with each other over using the channel. Only one receiver and the sender will be engaged in communication and actually use the channel at any one time.

Here we show how to model a similar behaviour in SystemVerilog. Figure 18 shows a modified version of basic Receive task, such that upon detecting the request from the sender, the value of *req* signal is changed to *z* (high-impedance value in SystemVerilog). This inhibits other Receiving processes from receiving, as they will be blocked on the wait statement. The wait statement compares *req* to *hsPhase*, where the latter has a binary value. Note that this was again possible due to prioritisation of *update events* to *evaluate events* in SystemVerilog. A new Boolean parameter called *ONE2ANY* is added to the interface definition that indicates whether the channel is a *ONE2ANY* channel or not. Also, notice that Figure 18 only shows the implementation using two-phase handshaking protocol.

```
task Receive(output logic[WIDTH-1:0] d);
status = r_pend;
wait (req == hsPhase );
if (ONE2ANY)
   req = 'z; // Inhibits other receivers from receiving
   d = data;
   ack = hsPhase;
   status = idle;
endtask
```

Figure 18. Receive task for one-to-any channels.

The simple modification shown in Figure 18 changes the behaviour of *Receive* in the following way: If there is only one receiving process waiting on the wait statement for the *req* signal to change, that receiver participates in handshaking with the sender and they both engage in communication of data. If more than one receiver are waiting for the *req* signal to change, however, SystemVerilog semantics require that an arbitrary receiving process to be executed. As soon as this receiver is executed, it generates an update event for *req* signal indicating its new value to be *z*. This turns the comparison of the *req* signal in other processes with *hsPhase* to be false, and keeps those processes blocked on the wait statement. Therefore, similar to [20], the fairness [2] of Receive action between two competing receivers depends on the SystemVerilog simulator implementation and is not guaranteed.

In Figure 19 a special receiver module that receives with 50% probability is shown. Using SystemVerilog's *\$random* system call, if the channel status is not *idle*, the process commits to *Receive* with 50% probability. For two competing receivers, this makes the probability of one receiver starving the other for a prolonged period of time increasingly small. Note that based on SystemVerilog semantics, an explicit #0 delay, used in Figure 19, suspends the process and allows other suspended processes to evaluate and progress. This way, if *\$random* call in one process dictates not to receive, the control is passed to other receiving processes (in an arbitrary order). Those processes each will decide whether to receive based on the result of their own *\$random* system call.

```
module RECEIVER (interface L);
  parameter WIDTH = 8;
  logic [WIDTH-1:0] x;
  integer randValue;
  always
  begin : main
    wait (L.status != idle);
    randValue = {$random()} % 3 ;
    if (randValue ==1)
      L.Receive(x);
    else
      begin
        #0;
        disable main;
      end
  end
endmodule
```

Figure 19. A receiver that receives from a one-to-any channel with 50% probability

6. Performance Evaluation

In this section, we present the experimental results for evaluating the performance of this method in terms of simulation time of a test circuit. We compared the simulation time of this method with that of VerilogCSP [9]. A simple linear pipeline consisting of one sender (Figure 2), ten buffers (Figure 8), and one receiver (Figure 2), was designed using both methods. The output of the sender is connected to the first buffer. The output of the $(i)^{th}$ buffer is connected to the input of $(i+1)^{th}$ buffer, and the output of the 10^{th} buffer is connected to the receiver. Delays have been added to all modules such that each module has a local cycle time [1] of 10 time units. We simulated each circuit for different numbers of data items sent through the pipeline, as shown in Table 1. We used the ModelSim SE 6.6b simulator running on a Sun UltraSPARC based mainframe with the Sun Solaris 10 (10/08) operating system. The results show that SystemVerilog implementation is 12% to 20% faster than VerilogCSP. Although this data shows a slight increase in efficiency as the number of data items grow, experiments with larger number of data items do not show

increased efficiency and instead confirmed this range. The simulation run-time gains may be because of the somewhat unorthodox use of the Verilog *force* construct in [9] which may limit internal optimisations compared to our more natural use of SystemVerilog.

Number of data items	100K	200K	300K	400K	500K
Simulation time in seconds (VerilogCSP)	45.14	76.38	107.60	139.57	170.62
Simulation time in seconds (SystemVerilogCSP)	40.12	65.00	89.70	115.52	141.99
Ratio	1.12	1.17	1.19	1.20	1.20

Table 1. Simulation time (in seconds) for different number of data items sent into the pipeline.

7. Summary and Conclusions

In this paper, we presented the implementation of high-level CSP-like communication actions in SystemVerilog. Compared to previous Verilog implementations, this method is more flexible, facilitates easier debugging, and supports a wide range of handshaking protocols. We presented the implementation of a split *Send* and *Receive* and the applications of split communication to more accurately describe commonly used asynchronous modules at a higher level of abstraction. We also showed how to implement shared channels and synchronised *Receives* on multiple input ports of a module.

We have compared the simulation time of this implementation to that of [9] and found that it decreases simulation time by 12% to 20%.

The SystemVerilog code introduced in this paper is called SystemVerilogCSP. This package can be downloaded for researches from our website: http://jungfrau.usc.edu/, and it is currently being used to teach the course EE-552 Asynchronous VLSI at the University of Southern California.

References

- [1] P. A. Beerel, R. O. Ozdag, and M. Ferretti, *A Designer's Guide to Asynchronous VLSI*. ISBN: 978-0-521-87244-7. Cambridge University Press, 2010.
- [2] C. A. R. Hoare, Communicating Sequential Processes. ISBN: 0131532715. Prentice Hall, 1985.
- [3] C. J. Myers, Asynchronous Circuit Design. ISBN: 0471464120. Wiley-Interscience, 2004.
- [4] P. Endecott and S. B. Furber, "Modelling and Simulation of Asynchronous Systems using the LARD Hardware Description Language", in *Proceedings of the 12th European Simulation Multiconference on Simulation*, 1998, pp. 39-43.
- [5] J. Sparsø and S. B. Furber, *Principles of Asynchronous Circuit Design: A Systems Perspective*. ISBN: 0792376137. Springer Netherlands, 2001.
- [6] D. Nellans, V. K. Kadaru, and E. Brunvand", ASIM-An Asynchronous Architectural Level Simulator," in *Proceedings of GLSVLSI*, 2004.
- [7] T. Bjerregaard, S. Mahadevan, and J. Sparsø, "A Channel Library for Asynchronous Circuit Design Supporting Mixed-Mode Modeling", in *Proceedings of PATMOS*, 2004, pp. 301-310.
- [8] A. Saifhashemi and H. Pedram, "Verilog HDL, Powered by PLI: a Suitable Framework for Describing and Modeling Asynchronous Circuits at All Levels of Abstraction", in *Proceedings of the 40th annual Design Automation Conference*, Anaheim, CA, USA, 2003, pp. 330-333.
- [9] A. Saifhashemi and P. A. Beerel, "High Level Modeling of Channel-Based Asynchronous Circuits Using Verilog", in *Proceedings of Communicating Process Architectures*, 2005, pp. 275-288.
- [10] P. H. Welch, N. Brown, J. Moores, K. Chalmers, and B. Sputh, "Integrating and Extending JCSP", in Proceedings of Communicating Process Architectures, 2007, pp. 349-369.
- [11] G. Barrett, "occam3 Reference Manual", Draft, Inmos, 1992. http://www.wotug.org/occam/documentation/oc3refman.pdf (accessed 1st May, 2011).

- [12] K. van Berkel, J. Kessels, M. Roncken, R. Saeijs, and F. Schalij, "The VLSI-Programming Language Tangram and its Translation into Handshake Circuits", in *Proceedings of the Conference on European Design Automation*, 1991, pp. 384-389.
- [13] A. J. Martin, "Synthesis of Asynchronous VLSI Circuits", California Institute of Technology -Department of Computer Science. Caltech-CS-TR-93-28, 2000.
- [14] E. W. Dijkstra, A Discipline of Programming. ISBN: 978-0132158718. Englewood Cliffs, N.J. : Prentice Hall, 1976.
- [15] C. Koch-Hofer and M. Renaudin, "Timed Asynchronous Circuits Modeling and Validation Using SystemC", *Embedded Systems Specification and Design Languages*, pp. 15-29, 2008.
- [16] G. Bonanome, "Hardware Description Languages Compared: Verilog and SystemC", Department of Computer Science, Columbia University. 2001.
- [17] TIEMPO, "Tiempo White Paper #2: Introduction to SystemVerilog Asynchronous Modeling", TIEMPO SAS, 2009.
- [18] C. Burisch, "SystemVerilog and Channels", P1800 SV-EC Technical Committee Email Archives, Aug 2002.
- [19] 1800-2005 IEEE Standard for SystemVerilog- Unified Hardware Design, Specification, and Verification Language. ISBN: 0-7381-4810-5. IEEE, 2005.
- [20] P.D.Austin and P.H.Welch. (1997-2008, April, 2011). JCSP API Specification, Version 1.1-rc4. Available: <u>http://www.cs.kent.ac.uk/projects/ofa/jcsp/jcsp-1.1-rc4/jcsp-doc/</u> (accessed 1st. May, 2011).
- [21] D. C. Fang, "Profiling Infrastructure for the Performance Evaluation of Asynchronous Systems", Cornell University, 2008.
- [22] I. E. Sutherland, "Micropipelines," Communications of the ACM, vol. 32, 1989.
- [23] P. A. Beerel, G. D. Dimou, and A. M. Lines, "Proteus: Demonstrating Automated Design of GHz Asynchronous Circuits through a High-Density Next-Generation Low-Latency Ethernet Switch Chip", ASYNC 2010, 2010.
- [24] A. J. Martin and M. Nyström, "CAST: Caltech Asynchronous Synthesis Tools", in *Proceedings of Fourth Asynchronous Circuit Design Working Group Workshop*, Turku, Finland, 2004.
- [25] D. E. Muller and W. Bartky, "A Theory of Asynchronous Circuits," in *Proceedings of International Symposyiom on the Theory of Switching, Part 1*, 1959, pp. 204-243.
- [26] P. H. Welch and F. R. M. Barnes, "Communicating mobile processes: introducing occam-pi", in A.E. Abdallah, C.B. Jones, and J.W. Sanders, editors, 25 Years of CSP, volume 3525 of Lecture Notes in Computer Science, pages 175-210. Springer Verlag, April 2005.