

UNIVERSITY OF TWENTE.

# Schedulability Analysis of Timed CSP Models Using the PAT Model Checker

---

**Oğuzcan OĞUZ**

Jan F. BROENINK

Angelika MADER


Robotics and Mechatronics, University of Twente, The Netherlands



- Problem Statement & Approach
- Schedulability Analysis Framework
  - Platform Specific Model Construction
  - Analysis of Platform Specific Model
- Example: Analysing the Model of a Robot Control
- Summary & Future Work

- Two main concerns for reliable embedded system design
  - Concurrency
  - Timeliness
- **CSP & Timed CSP** for concurrency and timed reasoning
- **Tools** to model-check CSP and Timed CSP
  - FDR v2.94 & PAT
- **CSP-based languages and libraries** for implementation
  - Scheduling for real-time applications due to limited resources
- **How to check timeliness of a CSP-based implementation?**
  - Timed CSP has a ‘maximal parallelism’ assumption

- A schedulability analysis framework
  - Schedulability analysis of Timed CSP models
  - Scheduling scheme: Non-preemptive fixed-priority
  - Multiprocessor support
  - Employs PAT model checker for dense-time model checking
- The schedulability analysis workflow
  - Construct a **Platform-Specific Process (PSP)** from a given **Platform-Independent Process (PIP)**
  - Analyse the resulting Platform-Specific Process



- An **untimed process** for platform-independent behaviour
- A fixed number of **task events**
- A simple PIP example:


```
P0 = p0_in → task.0 → write_setpoint → P0;
```

```
P1 = read_setpoint → task.1 → task.2 → p1_out → P1;
```

```
SYSTEM = P0 ||| P1;
```

## Construction Steps:

1. Instrument PIP with platform-independent timing
2. Specify hardware mapping, priorities and execution times
3. Add scheduling behaviour



- Instrument PIP with platform-independent timing
  - Cycle times for periodic processes
  - Minimum inter-arrival times for sporadic events
  - Timeout points
  - Urgent events
- Adding timing to the example PIP process:

```
P0 = p0_in → task.0 → write_setpoint → P0;
```

```
P1 = read_setpoint → task.1 → task.2 → p1_out → P1;
```

```
SYSTEM = P0 ||| P1;
```



- Instrument PIP with platform-independent timing
  - Cycle times for periodic processes
  - Minimum inter-arrival times for sporadic events
  - Timeout points
  - Urgent events
- Adding timing to the example PIP process:

```
P0 = ((p0_in → task.0 → write_setpoint → Skip) ||| Wait[20]); P0;  
P1 = ((read_setpoint → task.1 → task.2 → p1_out → Skip) ||| Wait[10]); P1;  
SYSTEM = P0 ||| P1;
```

- Mapping of the Processes

- PRIORITY: Priority of the mapped process
- CPU\_ID: Id of the CPU that the mapped process is assigned to

Sample Array: 

```
var mp_arr[2][2] = [1,0, //mp_id=0: P0
                   2,0]; //      1: P1
```

- Task Attributes

- BCET: Best case execution time
- WCET: Worst case execution time
- MP\_ID: Id of the mapped process that the task belongs to

Sample Array: 

```
var task_arr[3][3] = [4,6,0, //t_id=0: task.0
                     1,3,1, //      1: task.1
                     1,3,1]; //      2: task.2
```

- Scheduling behaviour is defined by two template processes
  - **TASK** Template Process
    - Represents executional tasks in the system
    - Synchronizes with the assigned CPU process
  - **Replace all task events in PIP with TASK process instances**
- **CPU** Template Process
  - Represents a CPU - Models the scheduling and execution of the tasks
  - Synchronizes with the assigned TASK processes
- **Put a number of CPU process instances in parallel with PIP**


Before adding TASK & CPU processes:

```
P0 = ((p0_in → task.0 → write_setpoint → Skip) ||| Wait[20]); P0;  
P1 = ((read_setpoint → task.1 → task.2 → p1_out → Skip) ||| Wait[10]); P1;  
SYSTEM = P0 ||| P1;
```

The resulting PSP instrumented with TASK & CPU processes:

```
P0 = ((p0_in → TASK(0); write_setpoint → Skip) ||| Wait[20]); P0;  
P1 = ((read_setpoint → TASK(1); TASK(2); p1_out → Skip) ||| Wait[10]); P1;  
PSP_SYSTEM = (P0 ||| P1) || (CPU(0) ||| CPU(1));
```

- Two sets of verifications
  - Schedulability Analysis
  - Verifying liveness properties



- Specifying deadlines on PSP
  - Mark start and end points for each time constrained process
  - Put DEADLINES process in parallel with PSP

```
P0 = ((d_start.0 → p0_in → TASK(0); write_setpoint → d_end.0 → Skip) ||| Wait[20]);  
P0;  
  
P1 = ((d_start.1 → read_setpoint → TASK(1); TASK(2); p1_out → d_end.1 → Skip) ||| Wait[10]);  
P1;  
  
PSP_SYSTEM = (P0 ||| P1) || (CPU(0) ||| CPU(1)) || DEADLINES;
```

- Check if any of the deadlines can be missed ever

```
#assert PSP_SYSTEM |= []!(missed.0 || missed.1);
```

- *missed.i* events denote violations of the specified deadlines


- PSP is a **trace timewise refinement** of PIP

$$\boxed{PIP \quad T \sqsubseteq_{TF} \quad PSP}$$

- A finite trace of PSP is also a trace of PIP
- PSP satisfies all the safety properties of PIP
- Verify deadlock freedom and liveness specifications on PSP


```
#assert PSP_SYSTEM deadlockfree;
```

- R2-G2P: A mobile, 2-wheeled robot
  - 2 CPUs
  - 2 Line sensors
  - 2 Distance sensors
  - Contact Sensor
  - 2 Encoders & 2 Servo Motors







- The robot is supposed to
  - Drive forward following a black line on the floor
  - Keep a predefined distance to any obstacles in the driving direction
  - Stop when it goes off the line or bumps into an obstacle
- Initial control design results in a two level design
  - A sequence controller with a period of 80
  - A loop controller with a period of 20




ROBOT\_CONTROL



Legend:




Dependencies:




	Process	BCET	WCET	Priority	CPU Id
<b>LOOP_CONTROL</b> <i>Period/Deadline = 20</i>	SPEEDOMETER(0)	4	7	2	0
	SPEEDOMETER(1)	4	7	2	1
	MOTOR_CONTROL(0)	5	7	2	1
	MOTOR_CONTROL(1)	5	7	2	0
<b>SEQUENCE_CONTROL</b> <i>Period/Deadline = 80</i>	OBJECT_DISTANCE	3	7	1	1
	ROBOT_SPEED	1	3	1	0
	MOTOR_SPEED	4	6	1	0

- Verifying schedulability fails!
  - Witness traces indicate the reason is a multi-processor scheduling anomaly

- A good schedule with all tasks taking their WCET:




- A deadline violation, SPEEDOMETER(1) takes less than its WCET:



Legend:

- LOOP\_CONTROL process
- SEQUENCE\_CONTROL process

Dependencies:



- A modified mapping of the processes:

Process	Priority	CPU Id
SPEEDOMETER(0)	2	0
SPEEDOMETER(1)	2	1
MOTOR_CONTROL(0)	2	0
MOTOR_CONTROL(1)	2	1
OBJECT_DISTANCE	1	1
ROBOT_SPEED	1	0
MOTOR_SPEED	1	0

- Schedulability query holds!

- A schedulability framework for Timed CSP
  - Non-preemptive fixed-priority, multiprocessor scheduling
- An associated schedulability workflow
  - PIP → PSP → Analysis
- Non-pessimistic schedulability analysis of CSP-based designs

- Investigation of scalability
  
- Extensions
  - Support more scheduling schemes with
    - Preemption
    - Dynamic priorities
  - Incorporate communication times in the framework