Paper Details

An Algorithm for Caching Software to Configurable Hardware

Authors: Campbell, J. D.

Abstract:

In the same fashion that a memory cache arranges for machine instructions and data that are frequently accessed to operate from high speed memory, the functionality cache installs hardware implementations of frequently executed code sequences in reconfigurable hardware. Code sequences become candidates for instantiation as hardware if the benefits outweigh the costs over some accounting period. Algorithms are provided for converting sequences of stack manipulations characteristic of executable Java programs into systolic processing circuitry and mapping that machinery into networks of FPGAs (Field Programmable Gate Arrays).

Proceedings:

Proceedings of WoTUG-22: Architectures, Languages and Techniques for Concurrent Systems, Barry M. Cook, 1999, pp 77 - 86 published by IOS Press, Amsterdam

This record in other formats:

Web page: BibTEX, Refer
Plain text: BibTEX, Refer

If you have any comments on this database, including inaccuracies, requests to remove or add information, or suggestions for improvement, the WoTUG web team are happy to hear of them. We will do our best to resolve problems to everyone's satisfaction.

Copyright for the papers presented in this database normally resides with the authors; please contact them directly for more information. Addresses are normally presented in the full paper.