Home | Conferences | Links | Reference | About | Search |
|
Paper DetailsArchitecture Design Space Exploration for Streaming Applications through Timing Analysis Authors: Wiggers, Maarten H., Kavaldjiev, Nikolay, Smit, Gerard J. M., Jansen, Pierre G. Abstract: In this paper we compare the maximum achievable throughput of different memory organisations of the processing elements that constitute a multiprocessor system on chip. This is done by modelling the mapping of a task with input and output channels on a processing element as a homogeneous synchronous dataflow graph, and use maximum cycle mean analysis to derive the throughput. In a HiperLAN\2 case study we show how these techniques can be used to derive the required clock frequency and communication latencies in order to meet the application’s throughput requirement on a multiprocessor system on chip that has one of the investigated memory organisations.Proceedings: Communicating Process Architectures 2005, Jan F. Broenink, Herman Roebbers, Johan P. E. Sunter, Peter H. Welch, David C. Wood, 2005, pp 219 - 233 published by IOS Press, Amsterdam Files: PDFThis record in other formats: Web page: BibTEX, ReferPlain text: BibTEX, Refer |
If you have any comments on this database, including inaccuracies, requests to remove or add information, or suggestions for improvement, the WoTUG web team are happy to hear of them. We will do our best to resolve problems to everyone's satisfaction.
Copyright for the papers presented in this database normally resides with the authors; please contact them directly for more information. Addresses are normally presented in the full paper.
Pages © WoTUG, or the indicated author. All Rights Reserved.
Comments on these web pages should be addressed to:
www at wotug.org