Paper Details

%T Automatic Handel\-C Generation from MATLAB® and Simulink® for Motion Control with an FPGA
%A Bart Rem, Ajeesh Gopalakrishnan, Tom J. H. Geelen, Herman Roebbers
%E Jan F. Broenink, Herman Roebbers, Johan P. E. Sunter, Peter H. Welch, David C. Wood
%B Communicating Process Architectures 2005
%X In this paper, we demonstrate a structured approach to
   proceed from development in a high level\-modeling
   environment to testing on the real hardware. The concept is
   introduced by taking an example scenario that involves
   automatic code generation of Handel\-C for FPGAs. The entire
   process is substantiated with a prototype that generates
   Handel\-C code from MATLAB®/Simulink® for most common
   Simulink® blocks. Furthermore, we establish the potential
   of the notion by generating Handel\-C for an FPGA, which
   controls the flow of paper through the scanning section of a
   printer/copier. Additionally, we present another method to
   generate Handel\-C from a state\-based specification.
   Finally, to verify and validate the behavior of the
   generated code, we execute several levels of simulation,
   including software\-in\-the\-loop and
   hardware\-in\-the\-loop simulations.

If you have any comments on this database, including inaccuracies, requests to remove or add information, or suggestions for improvement, the WoTUG web team are happy to hear of them. We will do our best to resolve problems to everyone's satisfaction.

Copyright for the papers presented in this database normally resides with the authors; please contact them directly for more information. Addresses are normally presented in the full paper.