%T High Level Modeling of Channel\-Based Asynchronous Circuits Using Verilog
%A Arash Saifhashemi, Peter A. Beerel
%E Jan F. Broenink, Herman Roebbers, Johan P. E. Sunter, Peter H. Welch, David C. Wood
%B Communicating Process Architectures 2005
%X In this paper we describe a method for modeling
channel\-based asynchronous circuits using Verilog HDL. We
suggest a method to model CSP\-like channels in Verilog HDL.
This method also describes nonlinear pipelines and high
level channel timing properties, such as forward and
backward latencies, minimum cycle time, and slack. Using
Verilog enables us to describe the circuit at many levels of
abstraction and to use the commercially available CAD tools.
If you have any comments on this database, including inaccuracies, requests to remove or add information, or suggestions for improvement, the WoTUG web team are happy to hear of them. We will do our best to resolve problems to everyone's satisfaction.
Copyright for the papers presented in this database normally resides with the authors; please contact them directly for more information. Addresses are normally presented in the full paper.
Pages © WoTUG, or the indicated author. All Rights Reserved.
Comments on these web pages should be addressed to: www at wotug.org